Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

32

VLSID
1995
IEEE

favoriteEmaildiscussreport

97views VLSI» more VLSID 1995»

Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability

14 years 2 months ago

Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability

Download www1.cs.columbia.edu

In this paper, we present methods for synthesizing multi-level asynchronous circuits to be both hazard-free

Steven M. Nowick, Niraj K. Jha, Fu-Chiung Cheng

Real-time Traffic

Multi-level Asynchronous Circuits | VLSI | VLSID 1995 |

claim paper

Related Content

» BDD Based Synthesis of Symmetric Functions with Full PathDelay Fault Testability

» Partial scan delay fault testing of asynchronous circuits

» Exploring linear structures of critical path delay faults to reduce test efforts

» Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits

Post Info
More Details (n/a)

Added	26 Aug 2010
Updated	26 Aug 2010
Type	Conference
Year	1995
Where	VLSID
Authors	Steven M. Nowick, Niraj K. Jha, Fu-Chiung Cheng

Comments (0)