Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

24

CORR
2006
Springer

favoriteEmaildiscussreport

69views Education» more CORR 2006»

Memory and compiler optimizations for low-power and -energy

13 years 11 months ago

Memory and compiler optimizations for low-power and -energy

Download icooolps.loria.fr

Olivier Zendra

Real-time Traffic

CORR 2006 | Education |

claim paper

Related Content

» A nonuniform cache architecture for low power system design

» Simultaneous optimization of memory configuration and code allocation for low power embedd...

» A LowPower Cache Design for CalmRISCTMBased Systems

» Low power techniques for address encoding and memory allocation

» Low Power Passive Equalizer Design for Computer Memory Links

» Customization of a CISC Processor Core for LowPower Applications

» An Integrated Data Path Optimization for Low Power Based on Network Flow Method

» Design and Analysis of a Low Power VLIW DSP Core

» Code compression for low power embedded system design

» CouplingDriven Bus Design for LowPower ApplicationSpecific Systems

Post Info
More Details (n/a)

Added	11 Dec 2010
Updated	11 Dec 2010
Type	Journal
Year	2006
Where	CORR
Authors	Olivier Zendra

Comments (0)