Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

TRETS
2008

favoriteEmaildiscussreport

42views more TRETS 2008»

On the trade-off between power and flexibility of FPGA clock networks

13 years 8 months ago

On the trade-off between power and flexibility of FPGA clock networks

Download www.ece.ubc.ca

Julien Lamoureux, Steven J. E. Wilton

Real-time Traffic

TRETS 2008 |

claim paper

Related Content

» FPGA clock network architecture flexibility vs area and power

» Embedded Computation of MaximumLikelihood Phylogeny Inference Using Platform FPGA

» Low power architecture for high speed packet classification

» Scalable mpNoC for massively parallel systems Design and implementation on FPGA

» A Novel Embedded Accelerator for Online Detection of Shrew DDoS Attacks

» Onchip networks A scalable communicationcentric embedded system design paradigm

Post Info
More Details (n/a)

Added	15 Dec 2010
Updated	15 Dec 2010
Type	Journal
Year	2008
Where	TRETS
Authors	Julien Lamoureux, Steven J. E. Wilton

Comments (0)