Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

16

COMPUTER
2002

favoriteEmaildiscussreport

60views more COMPUTER 2002»

Reducing SoC Simulation and Development Time

13 years 10 months ago

Reducing SoC Simulation and Development Time

Download www.tensilica.com

Chris Rowen

Real-time Traffic

COMPUTER 2002 |

claim paper

Related Content

» Wrapper and TAM CoOptimization for Reuse of SoC Functional Interconnects

» An Interactive Model ReCoder for Efficient SoC Specification

» Power constrained and defectprobability driven SoC test scheduling with test set partition...

» ThermalAware SoC Test Scheduling with Test Set Partitioning and Interleaving

» Fast Exploration of Parameterized Bus Architecture for CommunicationCentric SoC Design

» A Mask Reuse Methodology for Reducing SystemonaChip Cost

» Reducing Library Development Cycle Time through an Optimum Layout Create Flow

» Test Scheduling for WaferLevel TestDuringBurnIn of CoreBased SoCs

» Reducing Boarding Time Synthesis of Improved Genetic Algorithms

Post Info
More Details (n/a)

Added	18 Dec 2010
Updated	18 Dec 2010
Type	Journal
Year	2002
Where	COMPUTER
Authors	Chris Rowen

Comments (0)