Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

23

DAC
2003
ACM

favoriteEmaildiscussreport

175views Computer Architecture» more DAC 2003»

Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL

15 years 15 days ago

Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL

Download www.truecircuits.com

John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay

Real-time Traffic

DAC 2003 | Design Automation | Multiplier Clock Generator |

claim paper

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2003
Where	DAC
Authors	John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay Maxey, Manjusha Shankaradas

Comments (0)