Sciweavers

85

Voted

DAC
2003
ACM

175views Computer Architecture» more DAC 2003»

Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL

16 years 4 months ago

Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL

Download www.truecircuits.com

John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay ...

claim paper

Read More »