Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

20

DAC
2005
ACM

favoriteEmaildiscussreport

96views Computer Architecture» more DAC 2005»

Leakage power optimization with dual-Vth library in high-level synthesis

14 years 11 months ago

Leakage power optimization with dual-Vth library in high-level synthesis

Download www.ece.northwestern.edu

Xiaoyong Tang, Hai Zhou, Prithviraj Banerjee

Real-time Traffic

DAC 2005 | Design Automation | Leakage Power Optimization |

claim paper

Related Content

» Leakage poweraware clock skew scheduling converting stolen time into leakage power reducti...

» Peak temperature control and leakage reduction during binding in high level synthesis

» Unified Challenges in NanoCMOS HighLevel Synthesis

» ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis

» Physicalaware simulated annealing optimization of gate leakage in nanoscale datapath circu...

» Scheduling and binding for low gate leakage nanoCMOS datapath circuit synthesis

» Simultaneous Power Fluctuation and Average Power Minimization during NanoCMOS Behavioral S...

» Reclocking for highlevel synthesis

» A Comprehensive SoC Design Methodology for Nanometer Design Challenges

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2005
Where	DAC
Authors	Xiaoyong Tang, Hai Zhou, Prithviraj Banerjee

Comments (0)