Power-centric design of high-speed I/Os

With increasing aggregate off-chip bandwidths exceeding terabits/second (Tb/s), the power dissipation is a serious design consideration. Additionally, design of I/O links is constrained by a complex set of specifications such as voltage levels, voltage noise, signal deterministic jitter, random jitter, slew rate, BER etc. These specifications lead to complex tradeoffs for both circuits and circuit architecture in order to minimize power. This paper presents a design framework that enables the analysis of tradeoffs in the design of an I/O transmitter. The design framework includes BER analysis with a channel model coupled with logic sizing optimization that is constrained by the desired signaling specification. Categories and Subject Descriptors B.7.1,B.7.2 [Integrated Circuits]: Types and Design Styles ? advanced technologies, input/output circuits. Design Aids ? simulation. General Terms Algorithms, Performance, Design, Standardization.

• Type: Conference
• Year: 2006
• Where: DAC
• Authors: Hamid Hatamkhani, Frank Lambrecht, Vladimir Stojanovic, Chih-Kong Ken Yang
• Keywords: DAC 2006, Design Automation, Design Framework, Framework Includes Ber, Signal Deterministic Jitter