Nonvolatile memory allocation and hierarchy optimization for high-level synthesis

Abstract—The emerging nonvolatile memory (NVM) technology can potentially change the landscape of future IC designs with numerous benefits, such as high performance, low leakage power, and data retention. These advantages motivate designers to exploit utilizing NVM in in ASIC and FPGA. However, unique challenges such as large write energy and asymmetric read/write operations, lead to extra design knobs. This paper focuses on the NVM allocation and hierarchy optimization in high-level synthesis. A hierarchical hybrid memory architecture is presented. The proposed framework optimizes the memory hierarchy, type (NVM or SRAM) and capacity. Both an mixedinteger linear programming (MILP) and a branch-and-bound heuristic are developed. Experimental results demonstrate up to 69.3% power reduction compared with designs without NVM.

• Type: Journal
• Year: 2015
• Where: ASPDAC
• Authors: Shuangchen Li, Ang Li, Yongpan Liu, Yuan Xie 0001, Huazhong Yang
• Keywords: ASPDAC 2015, Hardware