Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip

Worst-case execution time (WCET) analysis and, in general, the predictability of real-time applications implemented on multiprocessor systems has been addressed only in very restrictive and particular contexts. One important aspect that makes the analysis difficult is the estimation of the system's communication behavior. The traffic on the bus does not solely originate from data transfers due to data dependencies between tasks, but is also affected by memory transfers as result of cache misses. As opposed to the analysis performed for a single processor system, where the cache miss penalty is constant, in a multiprocessor system each cache miss has a variable penalty, depending on the bus contention. This affects the tasks' WCET which, however, is needed in order to perform system scheduling. At the same time, the WCET depends on the system schedule due to the bus interference. In this context, we propose, for the first time, an approach to worst-case execution time analysis...

• Type: Conference
• Year: 2008
• Where: VLSID
• Authors: Alexandru Andrei, Petru Eles, Zebo Peng, Jakob Rosen
• Keywords: Cache Miss Penalty, Computer Architecture, Multiprocessor Soc Architectures, VLSID 2008, Worst-case Execution Time