Probabilistic error propagation in logic circuits using the Boolean difference calculus

- A gate level probabilistic error propagation model is presented which takes as input the Boolean function of the gate, the signal and error probabilities of the gate inputs, and the gate error probability and produces the error probability at the output of the gate. The presented model uses the Boolean difference calculus and can be applied to the problem of calculating the error probability at the primary outputs of a multi-level Boolean circuit with a time complexity which is linear in the number of gates in the circuit. This is done by starting from the primary inputs and moving toward the primary outputs by using a post-order traversal. Experimental results demonstrate the accuracy and efficiency of the proposed approach compared to the other known methods for error calculation in VLSI circuits.

• Type: Conference
• Year: 2008
• Where: ICCD
• Authors: Nasir Mohyuddin, Ehsan Pakbaznia, Massoud Pedram
• Keywords: Error Probabilities, Error Propagation Model, Gate Error Probability, Hardware, ICCD 2008