Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

18

ICCAD
2002
IEEE

favoriteEmaildiscussreport

144views Hardware» more ICCAD 2002»

Subthreshold leakage modeling and reduction techniques

14 years 7 months ago

Subthreshold leakage modeling and reduction techniques

Download courses.ece.ubc.ca

James Kao, Siva Narendra, Anantha Chandrakasan

Real-time Traffic

Hardware | ICCAD 2002 |

claim paper

Related Content

» Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate c...

» Microarchitecture floorplanning for subthreshold leakage reduction

» Leakage Minimization Technique for Nanoscale CMOS VLSI

» Standby Leakage Power Reduction Technique for Nanoscale CMOS VLSI Systems

» Defocusaware leakage estimation and control

» Leakage Power Optimization Techniques for Ultra Deep SubMicron MultiLevel Caches

» LeakageAware Design of Nanometer SoC

» Leakage Biased Sleep Switch Domino Logic

» Wide temperature spectrum low leakage dynamic circuit technique for sub65nm CMOS technolog...

Post Info
More Details (n/a)

Added	16 Mar 2010
Updated	16 Mar 2010
Type	Conference
Year	2002
Where	ICCAD
Authors	James Kao, Siva Narendra, Anantha Chandrakasan

Comments (0)