Thermal Management for 3D Processors via Task Scheduling

A rising horizon in chip fabrication is the 3D integration technology. It stacks two or more dies vertically with a dense, high-speed interface to increase the device density and reduce the delay of interconnects across the dies. However, a major challenge in 3D technology is the increased power density which brings the concern of heat dissipation within the processor. High temperatures trigger voltage and frequency throttlings in hardware which degrade the chip performance. Moreover, high temperatures impair the processor’s reliability and reduce its lifetime. To alleviate this problem, we propose in this paper an OSlevel scheduling algorithm that performs thermal-aware task scheduling on a 3D chip. Our algorithm leverages the inherent thermal variations within and across different tasks, and schedules them to keep the chip temperature low. We observed that vertically adjacent dies have strong thermal correlations, and the scheduler should consider them jointly. Our proposed algori...

• Type: Conference
• Year: 2008
• Where: ICPP
• Authors: Xiuyi Zhou, Yi Xu, Yu Du, Youtao Zhang, Jun Yang 0002
• Keywords: Chip, Chip Fabrication, Distributed And Parallel Computing, ICPP 2008, Temperatures Trigger Voltage