Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

DATE
2007
IEEE

favoriteEmaildiscussreport

69views Hardware» more DATE 2007»

Verification-guided soft error resilience

14 years 5 months ago

Verification-guided soft error resilience

Download www.eecs.berkeley.edu

Sanjit A. Seshia, Wenchao Li, Subhasish Mitra

Real-time Traffic

DATE 2007 | Hardware |

claim paper

Related Content

» Logic soft errors in sub65nm technologies design and CAD challenges

» Soft error derating computation in sequential circuits

» General Methodology for SoftErrorAware Power Optimization Using Gate Sizing

» Hardware Dependability in the Presence of Soft Errors

» Synchronization recovery and state model reduction for soft decoding of variable length co...

» Utilization of SECDED for soft error and variationinduced defect tolerance in caches

» A study of cognitive resilience in a JPEG compressor

» Soft ErrorAware Power Optimization Using Gate Sizing

» SEVA A SoftError and VariationAware Cache Architecture

Post Info
More Details (n/a)

Added	02 Jun 2010
Updated	02 Jun 2010
Type	Conference
Year	2007
Where	DATE
Authors	Sanjit A. Seshia, Wenchao Li, Subhasish Mitra

Comments (0)