Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
21
click to vote
GLVLSI
2007
IEEE
favorite
Email
discuss
report
154
views
VLSI
»
more
GLVLSI 2007
»
Analyzing and modeling process balance for sub-threshold circuit design
14 years 5 months ago
Download
people.virginia.edu
Joseph F. Ryan, Jiajing Wang, Benton H. Calhoun
Real-time Traffic
GLVLSI 2007
|
VLSI
|
claim paper
Related Content
»
Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to E...
»
Automatic and manual processes in enduser multimedia authoring tools where is the balance
»
Analysis and mitigation of process variation impacts on PowerAttack Tolerance
»
System and Framework for QA of Process Design Kits
»
A comprehensive approach to modeling characterizing and optimizing for metastability in FP...
»
A Process for Resolving Performance TradeOffs in ComponentBased Architectures
»
Combining Retiming and Recycling to Optimize the Performance of Synchronous Circuits
»
Efficient statistical analysis of read timing failures in SRAM circuits
»
Statistical Performance Modeling and Optimization
more »
Post Info
More Details (n/a)
Added
02 Jun 2010
Updated
02 Jun 2010
Type
Conference
Year
2007
Where
GLVLSI
Authors
Joseph F. Ryan, Jiajing Wang, Benton H. Calhoun
Comments
(0)
Researcher Info
VLSI Study Group
Computer Vision