Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
28
click to vote
FPL
2007
Springer
favorite
Email
discuss
report
126
views
Hardware
»
more
FPL 2007
»
A Behavioral Synthesis Approach for Distributed Memory FPGA Architectures
14 years 2 months ago
Download
www.cse.iitd.ernet.in
Ashutosh Pal, M. Balakrishnan
Real-time Traffic
FPL 2007
|
Hardware
|
claim paper
Related Content
»
An integrated and automated memory optimization flow for FPGA behavioral synthesis
»
Platformbased resource binding using a distributed registerfile microarchitecture
»
Background memory management for dynamic data structure intensive processing systems
»
Synthesis of Heterogeneous Distributed Architectures for MemoryIntensive Applications
»
C based System Synthesis of RealTime Video Processing Systems targeting FPGA Implementatio...
»
Highlevel synthesis of distributed logicmemory architectures
»
Rethinking Automated Synthesis of MPSoC Architectures
»
Hardware Synthesis for MultiDimensional Time
»
Data reuse driven energyaware MPSoC cosynthesis of memory and communication architecture f...
more »
Post Info
More Details (n/a)
Added
07 Jun 2010
Updated
07 Jun 2010
Type
Conference
Year
2007
Where
FPL
Authors
Ashutosh Pal, M. Balakrishnan
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision