Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

45

FPGA
1998
ACM

favoriteEmaildiscussreport

197views FPGA» more FPGA 1998»

A Coarse-Grained FPGA Architecture for High-Performance FIR Filtering

14 years 3 months ago

A Coarse-Grained FPGA Architecture for High-Performance FIR Filtering

Download www.cecs.uci.edu

James R. Anderson, Siddharth Sheth, Kaushik Roy

Real-time Traffic

FPGA | FPGA 1998 |

claim paper

Related Content

» Reconfigurable Modular Arithmetic Logic Unit for HighPerformance PublicKey Cryptosystems

» A novel coarsegrain reconfigurable datapath for accelerating DSP kernels

» Algorithmic Implementation of LowPower High Performance FIR Filtering IP Cores

» An efficient FIR filter architecture

» QUKU A TwoLevel Reconfigurable Architecture

» DomainSpecific Reconfigurable Array for Distributed Arithmetic

» Automatic FIR Filter Generation for FPGAs

» Reduction of Latency and Resource Usage in BitLevel Pipelined Data Paths for FPGAs

Post Info
More Details (n/a)

Added	05 Aug 2010
Updated	05 Aug 2010
Type	Conference
Year	1998
Where	FPGA
Authors	James R. Anderson, Siddharth Sheth, Kaushik Roy

Comments (0)