Defect aware X-filling for low-power scan testing

Various X-filling methods have been proposed for reducing the shift and/or capture power in scan testing. The main drawback of these methods is that X-filling for low power leads to lower defect coverage than random-fill. We propose a unified low-power and defect-aware X-filling method for scan testing. The proposed method reduces shift power under constraints on the peak power during response capture, and the power reduction is comparable to that for the Fill-Adjacent X-filling method. At the same time, this approach provides high defect coverage, which approaches and in many cases is higher than that for random-fill, without increasing the pattern count. The advantages of the proposed method are demonstrated with simulation results for the largest ISCAS and the IWLS benchmark circuits.

• Type: Conference
• Year: 2010
• Where: DATE
• Authors: S. Balatsouka, V. Tenentes, Xrysovalantis Kavousianos, Krishnendu Chakrabarty
• Keywords: DATE 2010, Defect Coverage, Hardware, Scan Testing, X-filling Method