Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

27

DATE
2007
IEEE

favoriteEmaildiscussreport

172views Hardware» more DATE 2007»

DRIM: a low power dynamically reconfigurable instruction memory hierarchy for embedded systems

14 years 5 months ago

DRIM: a low power dynamically reconfigurable instruction memory hierarchy for embedded systems

Download www.date-conference.com

Zhiguo Ge, Weng-Fai Wong, Hock-Beng Lim

Real-time Traffic

DATE 2007 | Hardware |

claim paper

Related Content

» Static Pattern Predictor SPP Based Low Power Instruction Cache Design

» A DVSbased pipelined reconfigurable instruction memory

» Towards a Dynamically Reconfigurable SystemonChip Platform for Video Signal Processing

» Synthesis of customized loop caches for corebased embedded systems

» A SelfTuning Configurable Cache

» Tuning of Loop Cache Architectures to Programs in Embedded System Design

» Compilermanaged partitioned data caches for low power

» Fast configurablecache tuning with a unified secondlevel cache

» A first look at the interplay of code reordering and configurable caches

Post Info
More Details (n/a)

Added	02 Jun 2010
Updated	02 Jun 2010
Type	Conference
Year	2007
Where	DATE
Authors	Zhiguo Ge, Weng-Fai Wong, Hock-Beng Lim

Comments (0)