A first look at the interplay of code reordering and configurable caches

The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache’s high impact on system performance and power, and because of the cache’s predictable temporal and spatial locality. Optimization techniques can be designed based on this predictability. We explore for the first time the interplay of two popular instruction cache optimization techniques: the long-known technique of code reordering and the relatively-new technique of cache configuration. We address the question of whether those two optimizations complement each other or if one optimization dominates the other. Through experiments using embedded system benchmarks, we show that cache configuration dominates a particular category of code reordering techniques with respect to optimizing performance and energy, obviating the need for reordering. We also examine the modern scenario of synthesized custom caches, and show that combining cache configuration with code reordering r...

• Type: Conference
• Year: 2005
• Where: GLVLSI
• Authors: Ann Gordon-Ross, Frank Vahid, Nikil Dutt
• Keywords: Cache, Cache Configuration, GLVLSI 2005, Instruction Cache, VLSI