Effective TARO Pattern Generation

TARO test patterns are transition fault test patterns that sensitize each transition fault to all of the outputs that can be reached from the fault location. We were not able to identify any ATPG tool that can generate TARO test patterns directly. This paper describes a technique to use an existing transition fault ATPG tool to efficiently generate TARO test patterns. This technique was used to generate TARO patterns for the ELF35 test chip. When these patterns were applied to the ELF 35 chips, all of the defective chips were discovered (no test escapes).

• Type: Conference
• Year: 2005
• Where: VTS
• Authors: Intaik Park, Ahmad A. Al-Yamani, Edward J. McCluskey
• Keywords: Fault Test Patterns, TARO Test Patterns, Transition Fault, VTS 2005