Fast simulation of VLSI interconnects

15 years 11 months ago

Download cobweb.ecn.purdue.edu

This paper introduces an efﬁcient and accurate interconnect simulation technique. A new formulation for typical VLSI interconnect structures is proposed which, in addition to providing a compact set of modelling equations, also offers a potential for exploiting sparsity at the simulation level. Simulations show that our approach can achieve 50× improvement in computation time and memory over INDUCTWISE (which in turn has been shown to be 400× faster than SPICE) while preserving simulation accuracy.

Jitesh Jain, Cheng-Kok Koh, Venkataramanan Balakri

Real-time Traffic

Accurate Interconnect Simulation | Hardware | ICCAD 2004 | Simulation Accuracy | VLSI Interconnect Structures |

claim paper

» SASIMI sparsityaware simulation of interconnectdominated circuits with nonlinear devices

» A novel dimension reduction technique for the capacitance extraction of 3D VLSI interconne...

» FPGA Accelerated Simulation of Biologically Plausible Spiking Neural Networks

» Interconnecting VLSI Spiking Neural Networks Using Isochronous Connections

» Analytical delay models for VLSI interconnects under ramp input

» Fast Inductance Extraction of Large VLSI Circuits

» A flexible framework for communication evaluation in SoC design

» Multiobjective VLSI cell placement using distributed simulated evolution algorithm

Post Info
More Details (n/a)

Added	16 Mar 2010
Updated	16 Mar 2010
Type	Conference
Year	2004
Where	ICCAD
Authors	Jitesh Jain, Cheng-Kok Koh, Venkataramanan Balakrishnan

Comments (0)

Sciweavers

Fast simulation of VLSI interconnects

Accurate Interconnect Simulation | Hardware | ICCAD 2004 | Simulation Accuracy | VLSI Interconnect Structures |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers