Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

64

Voted

ASPDAC
2007
ACM

83views Hardware» more ASPDAC 2007»

Improving Execution Speed of FPGA using Dynamically Reconfigurable Technique

15 years 6 months ago

Improving Execution Speed of FPGA using Dynamically Reconfigurable Technique

Download www.aspdac.com

Roel Pantonial, Md. Ashfaquzzaman Khan, Naoto Miya

Real-time Traffic

ASPDAC 2007 | Hardware |

claim paper

Related Content

» CORDS hardwaresoftware cosynthesis of reconfigurable realtime distributed embedded systems

» Runlength Compression Techniques for FPGA Configurations

» Executing large algorithms on lowcapacity FPGAs using flowpath partitioning and runtime re...

» Dynamic reconfiguration for management of radiationinduced faults in FPGAs

» NATURE a hybrid nanotubeCMOS dynamically reconfigurable architecture

» An Agentbased Mobile Robot System using Configurable SOC Technique

» Secure Partial Reconfiguration of FPGAs

» Methods for Partitioning Data to Improve Parallel Execution Time for Sorting on Heterogene...

» Dynamic reconfiguration in sensor networks with regenerative energy sources

Post Info
More Details (n/a)

Added	12 Aug 2010
Updated	12 Aug 2010
Type	Conference
Year	2007
Where	ASPDAC
Authors	Roel Pantonial, Md. Ashfaquzzaman Khan, Naoto Miyamoto, Koji Kotani, Shigetoshi Sugawa, Tadahiro Ohmi

Comments (0)