LOT: Logic Optimization with Testability. New transformations for logic synthesis

—A new approach to optimize multilevel logic circuits is introduced. Given a multilevel circuit, the synthesis method optimizes its area while simultaneously enhancing its random pattern testability. The method is based on structural transformations at the gate level. New transformations involving EX-OR gates as well as Reed–Muller expansions have been introduced in the synthesis of multilevel circuits. This method is augmented with transformations that specifically enhance random-pattern testability while reducing the area. Testability enhancement is an integral part of our synthesis methodology. Experimental results show that the proposed methodology not only can achieve lower area than other similar tools, but that it achieves better testability compared to available testability enhancement tools such as tstfx. Specifically for ISCAS-85 benchmark circuits, it was observed that EX-OR gate-based transformations successfully contributed toward generating smaller circuits compared...

• Type: Journal
• Year: 1998
• Where: TCAD
• Authors: Mitrajit Chatterjee, Dhiraj K. Pradhan, Wolfgang Kunz
• Keywords: Multilevel Circuits, TCAD 1998, Testability, Testability Enhancement