Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

28

GLVLSI
1999
IEEE

favoriteEmaildiscussreport

152views VLSI» more GLVLSI 1999»

A Low Power Charge-Recycling CMOS Clock Buffer

14 years 3 months ago

A Low Power Charge-Recycling CMOS Clock Buffer

Download www.cecs.uci.edu

Xiaohui Wang, Wolfgang Porod

Real-time Traffic

GLVLSI 1999 | VLSI |

claim paper

Related Content

» Low depth carry lookahead addition using charge recycling threshold logic

» Charge recycling in MTCMOS circuits concept and analysis

» Low power clock buffer planning methodology in FD placement for large scale circuit design

» Design methodology for global resonant Htree clock distribution networks

» LowPower LowVoltage HotSpot Tolerant Clocking with Suppressed Skew

» Sensitivity evaluation of global resonant Htree clock distribution networks

» LowPower HighSpeed 180nm CMOS Clock Drivers

» InjectionLocked Clocking A LowPower Clock Distribution Scheme for HighPerformance Micropro...

» Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS ci...

Post Info
More Details (n/a)

Added	03 Aug 2010
Updated	03 Aug 2010
Type	Conference
Year	1999
Where	GLVLSI
Authors	Xiaohui Wang, Wolfgang Porod

Comments (0)