Low power SRAM techniques for handheld products

SRAM leakage constitutes a significant portion of the standby power budget of modern SoC products for handheld applications such as PDA and cellular phones. NMOS and PMOS reverse bias techniques for leakage reduction are implemented in a 2MByte SRAM testchip built with low power 90nm technology. Sophisticated analog regulators were implemented to precisely control the PMOS and NMOS reverse bias levels. The application of the reverse bias led to a 16X reduction in total array standby leakage and a cell leakage of only 20pA/bit. Excellent data retention for these bias conditions was demonstrated with detailed Vccmin mesurements. Categories and Subject Descriptors

• Type: Conference
• Year: 2005
• Where: ISLPED
• Authors: Rabiul Islam, Adam Brand, Dave Lippincott
• Keywords: ISLPED 2005, PMOS Reverse Bias, Reverse Bias, SRAM Leakage