A Model for Hardware Realization of Kernel Loops

Abstract. Hardware realization of kernel loops holds the promise of accelerating the overall application performance and is therefore an important part of the synthesis process. In this paper, we consider two important loop optimization techniques, namely loop unrolling and software pipelining that can impact the performance and cost of the synthesized hardware. We propose a novel model that accounts for various characteristics of a loop, including dependencies, parallelism and resource requirement, as well as certain high level constraints of the implementation platform. Using this model, we are able to deduce the optimal unroll factor and technique for achieving the best performance given a fixed resource budget. The model was verified using a compiler-based FPGA synthesis framework on a number of kernel loops. We believe that our model is general and applicable to other synthesis frameworks, and will help reduce the time for design space exploration.

• Type: Conference
• Year: 2003
• Where: FPL
• Authors: Jirong Liao, Weng-Fai Wong, Tulika Mitra
• Keywords: FPL 2003, Important Loop Optimization, Overall Application Performance, Synthesis Frameworks