Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
19
click to vote
ENTCS
2002
favorite
Email
discuss
report
69
views
more
ENTCS 2002
»
Modular Synthesis of Timed Circuits using Partial Order Reduction
13 years 7 months ago
Download
www.async.ece.utah.edu
Eric Mercer, Chris J. Myers, Tomohiro Yoneda
Real-time Traffic
ENTCS 2002
|
claim paper
Related Content
»
Architectural Synthesis of Timed Asynchronous Systems
»
Efficient Timing Analysis Algorithms for Timed State Space Exploration
»
Costaware synthesis of asynchronous circuits based on partial acknowledgement
»
Postlayout logic optimization of domino circuits
»
Partial scan delay fault testing of asynchronous circuits
»
On the role of timing masking in reliable logic circuit design
»
Passive Synthesis of Compact FrequencyDependent Interconnect Models via Quadrature Spectra...
»
MultiTerminal Net Routing for Partial CrossbarBased MultiFPGA Systems
»
A flexibility aware budgeting for hierarchical flow timing closure
more »
Post Info
More Details (n/a)
Added
18 Dec 2010
Updated
18 Dec 2010
Type
Journal
Year
2002
Where
ENTCS
Authors
Eric Mercer, Chris J. Myers, Tomohiro Yoneda
Comments
(0)
Researcher Info
ENTCS 2010 Study Group
Computer Vision