Optimization of critical paths in circuits with level-sensitive latches

A simple extension of the critical path method is presented which allows more accurate optimization of circuits with level-sensitive latches. The extended formulation provides a sufficient set of constraints to ensure that, when all slacks are non-negative, the corresponding circuit will be free of late signal timing problems. Cycle stealing is directly permitted by the formulation. However, moderate restrictions may be necessary to ensure that the timing constraint graph is acyclic. Forcing the constraint graph to be acyclic allows a broad range of existing optimization algorithms to be easily extended to better optimize circuits with level-sensitive latches. We describe the extension of two such algorithms, both of which attempt to solve the problem of selecting parts from a library to minimize area subject to a cycle time constraint. 1 The critical path method and timing-driven design When a circuit must be designed to satisfy stringent timing constraints, we say that the design is...

• Type: Conference
• Year: 1994
• Where: ICCAD
• Authors: Timothy M. Burks, Karem A. Sakallah
• Keywords: Constraint Graph, Critical Path Method, Hardware, ICCAD 1994, Timing Constraints