Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
33
click to vote
VLSISP
2002
favorite
Email
discuss
report
79
views
more
VLSISP 2002
»
PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators
13 years 10 months ago
Download
www.hpl.hp.com
Robert Schreiber, Shail Aditya, Scott A. Mahlke, V
Real-time Traffic
VLSISP 2002
|
claim paper
Related Content
»
HighLevel Synthesis of Nonprogrammable Hardware Accelerators
»
Accelerating Speculative Execution in HighLevel Synthesis with Cancel Tokens
»
Bridging the computation gap between programmable processors and hardwired accelerators
»
Synthesis of Platform Architectures from OpenCL Programs
»
A Model for Hardware Realization of Kernel Loops
»
Multilevel Granularity Parallelism Synthesis on FPGAs
»
Binary Synthesis with multiple memory banks targeting array references
»
Application Acceleration with the Explicitly Parallel Operations System the EPOS Processo...
»
Highlevel synthesis under IO Timing and Memory constraints
more »
Post Info
More Details (n/a)
Added
23 Dec 2010
Updated
23 Dec 2010
Type
Journal
Year
2002
Where
VLSISP
Authors
Robert Schreiber, Shail Aditya, Scott A. Mahlke, Vinod Kathail, B. Ramakrishna Rau, Darren C. Cronquist, Mukund Sivaraman
Comments
(0)
Researcher Info
VLSISP 2008 Study Group
Computer Vision