Sciweavers

123 search results - page 22 / 25
» A Bi-criteria Algorithm for Scheduling Parallel Task Graphs ...
Sort
View
IPPS
2009
IEEE
14 years 2 months ago
Unit disk graph and physical interference model: Putting pieces together
Modeling communications in wireless networks is a challenging task since it asks for a simple mathematical object on which efficient algorithms can be designed, but that must also...
Emmanuelle Lebhar, Zvi Lotker
SPAA
2010
ACM
13 years 7 months ago
Scheduling to minimize power consumption using submodular functions
We develop logarithmic approximation algorithms for extremely general formulations of multiprocessor multiinterval offline task scheduling to minimize power usage. Here each proce...
Erik D. Demaine, Morteza Zadimoghaddam
IPPS
2007
IEEE
14 years 1 months ago
Dynamic Load-Balancing and High Performance Communication in Jcluster
This paper describes the dynamic load-balancing and high performance communication provided in Jcluster, an efficient Java parallel environment. For the efficient loadbalancing,...
Bao-Yin Zhang, Zeyao Mo, Guangwen Yang, Weimin Zhe...
ISCAS
1999
IEEE
128views Hardware» more  ISCAS 1999»
13 years 11 months ago
Dynamic scheduling of multiple video objects for MPEG-4 encoding with user interactions
MPEG-4 video consists of various video objects, rather than frames, allowing a true interactivity and manipulation of separate arbitrary shape object. Soware-based encoding of MPE...
Yong He, Ishfaq Ahmad, Ming L. Liou
DAC
1997
ACM
13 years 11 months ago
COSYN: Hardware-Software Co-Synthesis of Embedded Systems
: Hardware-software co-synthesis is the process of partitioning an embedded system specification into hardware and software modules to meet performance, power and cost goals. In t...
Bharat P. Dave, Ganesh Lakshminarayana, Niraj K. J...