334 search results - page 34 / 67 » A Case for Deconstructing Hardware Transactional Memory Syst... |
ICCAD
2006
IEEE
14 years 5 months ago
2006
IEEE
– In real-time data-dominated communication and multimedia processing applications, due to the manipulation of large sets of data, a multi-layer memory hierarchy is used to enhan...
DATE
2004
IEEE
14 years 11 days ago
2004
IEEE
This paper presents an environment based on SystemC for architecture specification of programmable systems. Making use of the new architecture description language ArchC, able to ...
SIGMETRICS
1992
ACM
14 years 21 days ago
1992
ACM
To cope with the increasing difference between processor and main memory speeds, modern computer systems use deep memory hierarchies. In the presence of such hierarchies, the perf...
ICCD
2006
IEEE
14 years 5 months ago
2006
IEEE
— As the geometries of the transistors reach the physical limits of operation, one of the main design challenges of Systems-on-Chips (SoCs) will be to provide dynamic (run-time) ...
ICCD
2008
IEEE
14 years 5 months ago
2008
IEEE
— We use a novel virtualization-based approach for computer architecture performance analysis. We present a case study analyzing a hypothetical hybrid main memory, which consists...