Sciweavers

1040 search results - page 11 / 208
» A Comparative Performance Evaluation of Write Barrier Implem...
Sort
View
PPOPP
1997
ACM
13 years 12 months ago
The Interaction of Parallel Programming Constructs and Coherence Protocols
Some of the most common parallel programming idioms include locks, barriers, and reduction operations. The interaction of these programming idioms with the multiprocessor's c...
Ricardo Bianchini, Enrique V. Carrera, Leonidas I....
LAWEB
2006
IEEE
14 years 1 months ago
Accessibility Implementation Planning for Large Governmental Websites: a Case Study
Since the end of 2004, when the law decree about accessibility for Brazilian governmental websites came into force, the federal agencies have been struggling to conform to the nor...
Filipe Levi, Paulo Melo, Ubirajara de Lucena
ICCAD
2009
IEEE
109views Hardware» more  ICCAD 2009»
13 years 5 months ago
Energy reduction for STT-RAM using early write termination
The emerging Spin Torque Transfer memory (STT-RAM) is a promising candidate for future on-chip caches due to STT-RAM's high density, low leakage, long endurance and high acce...
Ping Zhou, Bo Zhao, Jun Yang 0002, Youtao Zhang
WWW
2010
ACM
14 years 2 months ago
Identifying featured articles in wikipedia: writing style matters
Wikipedia provides an information quality assessment model with criteria for human peer reviewers to identify featured articles. For this classification task “Is an article fea...
Nedim Lipka, Benno Stein
DEXA
2009
Springer
138views Database» more  DEXA 2009»
14 years 2 months ago
Evaluating Non-In-Place Update Techniques for Flash-Based Transaction Processing Systems
Recently, flash memory is emerging as the storage device. With price sliding fast, the cost per capacity is approaching to that of SATA disk drives. So far flash memory has been ...
Yongkun Wang, Kazuo Goda, Masaru Kitsuregawa