Sciweavers

1098 search results - page 7 / 220
» A Cost-Effective Clustered Architecture
Sort
View
FPL
2004
Springer
98views Hardware» more  FPL 2004»
14 years 28 days ago
Power-Driven Design Partitioning
In order to enable efficient integration of FPGAs into cost effective and reliable high-performance systems as well potentially into low power mobile systems, their power efficienc...
Rajarshi Mukherjee, Seda Ogrenci Memik
VLSID
2006
IEEE
160views VLSI» more  VLSID 2006»
14 years 8 months ago
An Approach to Architectural Enhancement for Embedded Speech Applications
Advances in Human Computer Interaction(HCI) technology has resulted in widespread development of natural language and speech applications. These applications are known to be compu...
Soumyajit Dey, Susmit Biswas, Arijit Mukhopadhyay,...
ICMCS
2006
IEEE
136views Multimedia» more  ICMCS 2006»
14 years 1 months ago
Architecture Analysis for Low-Delay Video Coding
Low-delay video coding is a key technology for video conferencing as well as upcoming remote-monitoring and automotive video applications like rear-view cameras or night vision sy...
Ralf M. Schreier, A. Tushar Iqbal Rahman, Ganesh K...
ISQED
2002
IEEE
83views Hardware» more  ISQED 2002»
14 years 14 days ago
A Hybrid BIST Architecture and Its Optimization for SoC Testing
This paper presents a hybrid BIST architecture and methods for optimizing it to test systems-on-chip in a cost effective way. The proposed self-test architecture can be implemente...
Gert Jervan, Zebo Peng, Raimund Ubar, Helena Kruus