814 search results - page 37 / 163 » A Design of the Signal Processing Hardware Platform for Comm... |
ISCAS
2005
IEEE
14 years 2 months ago
2005
IEEE
— This paper is devoted to receiver design in a Chaotic Direct-Sequence Spread Spectrum (CD3S) digital communication system. The demodulation is achieved through chaos synchroniz...
TSD
2001
Springer
14 years 1 months ago
2001
Springer
The Internet offers remote access to many information systems to users independent of time and location. This paper describes an agent based approach to deal with issues that rise ...
DATE
2003
IEEE
14 years 2 months ago
2003
IEEE
On-chip communication design includes designing software (SW) parts (operating system, device drivers, interrupt service routines, etc.) as well as hardware (HW) parts (on-chip co...
ICCAD
2001
IEEE
14 years 6 months ago
2001
IEEE
Efficient high level design tools that can map behavioral descriptions to FPGA architectures are one of the key requirements to fully leverage FPGA for high throughput computatio...
MJ
2006
13 years 9 months ago
2006
In this paper, we propose a method for speeding-up Digital Signal Processing applications by partitioning them between the reconfigurable hardware blocks of different granularity ...