15635 search results - page 55 / 3127 » A Designing Model of XML-Dataweb |
ISPDC
2010
IEEE
13 years 8 months ago
2010
IEEE
—This paper presents an operational semantics of the repetitive model of computation, which is the basis for the repetitive structure modeling (RSM) package defined in the stand...
DATE
2009
IEEE
14 years 4 months ago
2009
IEEE
As industry moves towards many-core chips, networks-on-chip (NoCs) are emerging as the scalable fabric for interconnecting the cores. With power now the first-order design constr...
NJC
2006
13 years 10 months ago
2006
Abstract. We present a new parallel computation model called the Parallel ResourceOptimal computation model. PRO is a framework being proposed to enable the design of efficient and...
DATE
2007
IEEE
14 years 4 months ago
2007
IEEE
Multiple asynchronous clock domains have been increasingly employed in System-on-Chip (SoC) designs for different I/O interfaces. Functional validation is one of the most expensiv...
BEHAVIOURIT
2005
13 years 9 months ago
2005
The research presented in this paper aims to inform interface design for mobile guides by understanding and modelling the built environments in which the guide will be used. This ...