Sciweavers

301 search results - page 53 / 61
» A Framework for Analyzing Texture Descriptors
Sort
View
GLVLSI
2009
IEEE
189views VLSI» more  GLVLSI 2009»
14 years 3 months ago
High-performance, cost-effective heterogeneous 3D FPGA architectures
In this paper, we propose novel architectural and design techniques for three-dimensional field-programmable gate arrays (3D FPGAs) with Through-Silicon Vias (TSVs). We develop a...
Roto Le, Sherief Reda, R. Iris Bahar
MOBICOM
2009
ACM
14 years 3 months ago
Revenue maximization and distributed power allocation in cognitive radio networks
Cognitive radio is an enabling technology that allows unlicensed users to opportunistically access the spectrum in order to enhance the spectrum efficiency. In this paper, we cons...
Shaolei Ren, Mihaela van der Schaar
SIGCOMM
2009
ACM
14 years 3 months ago
A programmable, generic forwarding element approach for dynamic network functionality
Communication networks are growing exponentially, and new services and applications are being introduced unceasingly. To meet the demands of these services and applications, curre...
Ran Giladi, Niv Yemini
ISCA
2007
IEEE
120views Hardware» more  ISCA 2007»
14 years 3 months ago
Examining ACE analysis reliability estimates using fault-injection
ACE analysis is a technique to provide an early reliability estimate for microprocessors. ACE analysis couples data from performance models with low level design details to identi...
Nicholas J. Wang, Aqeel Mahesri, Sanjay J. Patel
ISLPED
2006
ACM
83views Hardware» more  ISLPED 2006»
14 years 2 months ago
Considering process variations during system-level power analysis
Process variations will increasingly impact the operational characteristics of integrated circuits in nanoscale semiconductor technologies. Researchers have proposed various desig...
Saumya Chandra, Kanishka Lahiri, Anand Raghunathan...