1998 search results - page 285 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
182
click to vote
VALUETOOLS
2006
ACM
16 years 1 days ago
2006
ACM
Cache locality optimization is an efficient way for reducing the idle time of modern processors in waiting for needed data. This kind of optimization can be achieved either on the...
188
click to vote
MICRO
2009
IEEE
16 years 22 days ago
2009
IEEE
Modern DRAM systems rely on memory controllers that employ out-of-order scheduling to maximize row access locality and bank-level parallelism, which in turn maximizes DRAM bandwid...
162
click to vote
DAMON
2009
Springer
16 years 20 days ago
2009
Springer
Database processes must be cache-efficient to effectively utilize modern hardware. In this paper, we analyze the importance of temporal locality and the resultant cache behavior ...
168
click to vote
ISCA
2008
IEEE
16 years 15 days ago
2008
IEEE
Recently, Network-on-Chip (NoC) architectures have gained popularity to address the interconnect delay problem for designing CMP / multi-core / SoC systems in deep sub-micron tech...
149
click to vote
MICRO
2007
IEEE
16 years 11 days ago
2007
IEEE
The trends in enterprise IT toward service-oriented computing, server consolidation, and virtual computing point to a future in which workloads are becoming increasingly diverse i...