1998 search results - page 86 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
MICRO
2003
IEEE
14 years 2 months ago
2003
IEEE
Traditional software controlled data cache prefetching is often ineffective due to the lack of runtime cache miss and miss address information. To overcome this limitation, we imp...
ISCA
1989
IEEE
14 years 1 months ago
1989
IEEE
Most current single-chip processors employ an on-chip instruction cache to improve performance. A miss in this insk-uction cache will cause an external memory reference which must...
VLSID
2006
IEEE
14 years 9 months ago
2006
IEEE
Performance of applications can be boosted by executing application-specific Instruction Set Extensions (ISEs) on a specialized hardware coupled with a processor core. Many commer...
GLOBECOM
2009
IEEE
14 years 3 months ago
2009
IEEE
—Jamming attacks have become prevalent during the last few years, due to the shared nature and the open access to the wireless medium. Finding the location of a jamming device is...
ICNP
2007
IEEE
14 years 3 months ago
2007
IEEE
Security and privacy are two major concerns in supporting roaming users across administrative domains. In current practices, a roaming user often uses encrypted tunnels, e.g., Virt...