Sciweavers

3104 search results - page 138 / 621
» A High Performance Kernel-Less Operating System Architecture
Sort
View
ICECCS
2010
IEEE
188views Hardware» more  ICECCS 2010»
13 years 8 months ago
A Transactional Architecture for Simulation
Abstract—We are developing a concurrent, agent-based approach to complex systems simulation as part of the CoSMoS project. In such simulations an agent’s behaviour can typicall...
Tim Hoverd, Adam T. Sampson
ICIP
1994
IEEE
14 years 9 months ago
Full Custom VLSI Implementation of High-Speed 2-D DCT/IDCT Chip
In this paper we present a full-custom VLSI design of highspeed 2-D DCT/IDCT processor based on the new class of time-recursive algorithms and architectures which has never been i...
Vishnu Srinivasan, K. J. Ray Liu
FPL
2004
Springer
141views Hardware» more  FPL 2004»
14 years 1 months ago
Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs
—This paper presents a methodology and a tool for automatic synthesis of highly efficient intrusion detection systems using a high-level, graph-based partitioning methodology and...
Zachary K. Baker, Viktor K. Prasanna
ICCD
1999
IEEE
136views Hardware» more  ICCD 1999»
14 years 9 days ago
ActiveOS: Virtualizing Intelligent Memory
Current trends in DRAM memory chip fabrication have led many researchers to propose \intelligent memory" architectures that integrate microprocessors or logic with memory. Su...
Mark Oskin, Frederic T. Chong, Timothy Sherwood
DAGSTUHL
2011
12 years 7 months ago
Interactive Isocontouring of High-Order Surfaces
Scientists and engineers are making increasingly use of hp-adaptive discretization methods to compute simulations. While techniques for isocontouring the high-order data generated...
Christian Azambuja Pagot, Joachim E. Vollrath, Fil...