Sciweavers

886 search results - page 127 / 178
» A High Performance Simulator System for a Multiprocessor Sys...
Sort
View
DATE
2010
IEEE
113views Hardware» more  DATE 2010»
14 years 1 months ago
PM-COSYN: PE and memory co-synthesis for MPSoCs
—Multi-Processor System-on-Chips (MPSoCs) exploit task-level parallelism to achieve high computation throughput, but concurrent memory accesses from multiple PEs may cause memory...
Yi-Jung Chen, Chia-Lin Yang, Po-Han Wang
PPL
2008
185views more  PPL 2008»
13 years 7 months ago
On Design and Application Mapping of a Network-on-Chip(NoC) Architecture
As the number of integrated IP cores in the current System-on-Chips (SoCs) keeps increasing, communication requirements among cores can not be sufficiently satisfied using either ...
Jun Ho Bahn, Seung Eun Lee, Yoon Seok Yang, Jungso...
BMCBI
2008
144views more  BMCBI 2008»
13 years 8 months ago
WGCNA: an R package for weighted correlation network analysis
Background: Correlation networks are increasingly being used in bioinformatics applications. For example, weighted gene co-expression network analysis is a systems biology method ...
Peter Langfelder, Steve Horvath
CASES
2008
ACM
13 years 10 months ago
Efficiency and scalability of barrier synchronization on NoC based many-core architectures
Interconnects based on Networks-on-Chip are an appealing solution to address future microprocessor designs where, very likely, hundreds of cores will be connected on a single chip...
Oreste Villa, Gianluca Palermo, Cristina Silvano
GLOBECOM
2007
IEEE
14 years 2 months ago
Resource Allocation for Amplify-and-Forward Relay Networks with Differential Modulation
— The optimum resource allocation is an important method to improve the error performance and energy efficiency of wireless relay networks. In this paper, we consider the resour...
Woong Cho, Liuqing Yang