1410 search results - page 124 / 282 » A Logic for Virtual Memory |
138
click to vote
OSDI
2004
ACM
16 years 4 months ago
2004
ACM
We present a new technique, failure-oblivious computing, that enables servers to execute through memory errors without memory corruption. Our safe compiler for C inserts checks th...
132
click to vote
ECRTS
2007
IEEE
15 years 10 months ago
2007
IEEE
Conventionally, the use of virtual memory in real-time systems has been avoided, the main reason being the difficulties it provides to timing analysis. However, there is a trend ...
110
click to vote
ISLPED
2006
ACM
15 years 10 months ago
2006
ACM
In this paper, we identify the key challenges that oppose subthreshold circuit design and describe fabricated chips that verify techniques for overcoming the challenges. Categorie...
215
click to vote
FIDJI
2004
Springer
15 years 10 months ago
2004
Springer
We present a calculus for establishing non-interference of several Java threads running in parallel. The proof system is built atop an implemented sequential Java Dynamic Logic cal...
159
click to vote
DAC
2008
ACM
16 years 5 months ago
2008
ACM
Soft errors, once only of concern in memories, are beginning to affect logic as well. Determining the soft error rate (SER) of a combinational circuit involves three main masking ...