1410 search results - page 242 / 282 » A Logic for Virtual Memory |
150
click to vote
DAC
2006
ACM
16 years 5 months ago
2006
ACM
Ever-growing complexity is forcing design to move above RTL. For example, golden functional models are being written as clearly as possible in software and not optimized or intend...
130
click to vote
DAC
2006
ACM
16 years 5 months ago
2006
ACM
Most FPGA technology mapping approaches either target Lookup Tables (LUTs) or relatively simple Programmable Logic Blocks (PLBs). Considering networks of PLBs during technology map...
132
click to vote
WWW
2007
ACM
16 years 5 months ago
2007
ACM
Data-driven web applications are usually structured in three tiers with different programming models at each tier. This division forces developers to manually partition applicatio...
143
click to vote
VLSID
2001
IEEE
16 years 4 months ago
2001
IEEE
In this paper we describe a hardware design method for memory and register arrays that allows the application of formal equivalence checking for comparing a high-level register tr...
121
click to vote
HPCA
2001
IEEE
16 years 4 months ago
2001
IEEE
The use of the Java programming language for implementing server-side application logic is increasing in popularity, yet there is very little known about the architectural require...