1604 search results - page 55 / 321 » A Logical Viewpoint on Architectures |
144
click to vote
ICCD
1993
IEEE
15 years 10 months ago
1993
IEEE
Ravel-XL is a single-boardhardware accelerator for gate-level digital logic simulation. It uses a standard levelizedcode approach to statically schedule gate evaluations.However, u...
188
click to vote
JAIR
2008
15 years 6 months ago
2008
This paper presents the computational logic foundations of a model of agency called the KGP (Knowledge, Goals and Plan) model. This model allows the specification of heterogeneous...
140
click to vote
DAC
2000
ACM
15 years 10 months ago
2000
ACM
Real defects (e.g. stuck-at or bridging faults) in the VLSI circuits cause intermediate voltages and can not be modeled as ideal shorts. In this paper we first show that the trad...
147
click to vote
ARITH
2009
IEEE
16 years 28 days ago
2009
IEEE
Despite the impressive progress of logic synthesis in the past decade, finding the best architecture for a given circuit still remains an open and largely unsolved problem, espec...
155
click to vote
KBSE
2006
IEEE
16 years 3 days ago
2006
IEEE
Traditional design representations are inadequate for generalized reasoning about modularity in design and its technical and economic implications. We have developed an architectu...