Sciweavers

1957 search results - page 332 / 392
» A Maturity Model for the Implementation of Software Process ...
Sort
View
IQ
2007
13 years 10 months ago
Assessing Information Quality In A RFID-Integrated Shelf Replenishment Decision Support System For The Retail Industry
: Motivated by the problem of out-of-shelf (OOS) in retail industry and the emergence of RFID (Radio Frequency Identification) technology, this paper investigates the impact that t...
Cleopatra Bardaki, Katerina Pramatari
DAC
2008
ACM
14 years 9 months ago
Multiprocessor performance estimation using hybrid simulation
With the growing number of programmable processing elements in today's MultiProcessor System-on-Chip (MPSoC) designs, the synergy required for the development of the hardware...
Lei Gao, Kingshuk Karuri, Stefan Kraemer, Rainer L...
MICRO
2009
IEEE
132views Hardware» more  MICRO 2009»
14 years 3 months ago
EazyHTM: eager-lazy hardware transactional memory
Transactional Memory aims to provide a programming model that makes parallel programming easier. Hardware implementations of transactional memory (HTM) suffer from fewer overhead...
Sasa Tomic, Cristian Perfumo, Chinmay Eishan Kulka...
P2P
2008
IEEE
14 years 3 months ago
Faster Content Access in KAD
Many different Distributed Hash Tables (DHTs) have been designed, but only few have been successfully deployed. The implementation of a DHT needs to deal with practical aspects (e...
Moritz Steiner, Damiano Carra, Ernst W. Biersack
IPPS
2000
IEEE
14 years 1 months ago
Using Switch Directories to Speed Up Cache-to-Cache Transfers in CC-NUMA Multiprocessors
In this paper, we propose a novel hardware caching technique, called switch directory, to reduce the communication latency in CC-NUMA multiprocessors. The main idea is to implemen...
Ravi R. Iyer, Laxmi N. Bhuyan, Ashwini K. Nanda