383 search results - page 10 / 77 » A Methodology for High Level Power Estimation and Exploratio... |
ISLPED
1997
ACM
13 years 12 months ago
1997
ACM
Efficient use of an optimized memory hierarchy to exploit temporal locality in the memory accesses on array signals can have a very large impact on the power consumption in data ...
DATE
2002
IEEE
14 years 20 days ago
2002
IEEE
This paper presents a novel Energy-Aware Compilation (EAC) framework that can estimate and optimize energy consumption of a given code taking as input the architectural and techno...
DAC
1997
ACM
13 years 12 months ago
1997
ACM
-- Designing for low power has become increasingly important in a wide variety of applications, including wireless telephony, mobile computing, high performance computing, and high...
IPPS
2003
IEEE
14 years 1 months ago
2003
IEEE
To cope with the increasing demand for higher computational power and flexibility, dynamically reconfigurable blocks become an important part inside a system-on-chip. Several meth...
DATE
2006
IEEE
14 years 1 months ago
2006
IEEE
The existence of non-uniform thermal gradients on the substrate in high performance IC’s can significantly impact the performance of global on-chip interconnects. This issue is...