Sciweavers

389 search results - page 41 / 78
» A Model for the Coanalysis of Hardware and Software Architec...
Sort
View
VLSID
2004
IEEE
138views VLSI» more  VLSID 2004»
14 years 7 months ago
Synthesis-driven Exploration of Pipelined Embedded Processors
Recent advances on language based software toolkit generation enables performance driven exploration of embedded systems by exploiting the application behavior. There is a need fo...
Prabhat Mishra, Arun Kejariwal, Nikil Dutt
DAC
1992
ACM
13 years 11 months ago
High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers
Designing instruction set processors and constructing their compilers are mutually dependent tasks. Piper is a high level synthesis tool of ADAS which controls the hardware-softwa...
Ing-Jer Huang, Alvin M. Despain
GLVLSI
2007
IEEE
154views VLSI» more  GLVLSI 2007»
14 years 1 months ago
A design kit for a fully working shared memory multiprocessor on FPGA
This paper presents a framework to design a shared memory multiprocessor on a programmable platform. We propose a complete flow, composed by a programming model and a template ar...
Antonino Tumeo, Matteo Monchiero, Gianluca Palermo...
FSTTCS
2001
Springer
13 years 12 months ago
Properties of Distributed Timed-Arc Petri Nets
Abstract. In [12] we started a research on a distributed-timed extension of Petri nets where time parameters are associated with tokens and arcs carry constraints that qualify the ...
Mogens Nielsen, Vladimiro Sassone, Jirí Srb...
EUROMICRO
2003
IEEE
14 years 20 days ago
Modelling the performance of CORBA using Layered Queueing Networks
One of the typical features of distributed systems is the heterogeneity of its components (e.g. geographical spreading and different platform architectures), leading to interopera...
Tom Verdickt, Bart Dhoedt, Frank Gielen, Piet Deme...