Sciweavers

5689 search results - page 111 / 1138
» A Performance Process Maturity Model
Sort
View
ICCAD
1994
IEEE
131views Hardware» more  ICCAD 1994»
15 years 8 months ago
Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs
We consider the problem of performance driven lookup-table (LUT) based technology mapping for FPGAs using a general delay model. In the general delay model, each interconnection e...
Hannah Honghua Yang, D. F. Wong
AVSS
2006
IEEE
15 years 10 months ago
On the Performance and Use of Speaker Recognition Systems for Surveillance
We model the performance of a speaker recognition system used for surveillance to prioritize a large number of candidate speakers in search of a single target speaker. It is assum...
Peter J. Barger, Sridha Sridharan
FDL
2005
IEEE
15 years 10 months ago
SystemC-Based Communication and Performance Analysis
In today’s electronic system-level (ESL) design processes, an early analysis of a system’s communication and nce characteristics is becoming a key challenge. The availability ...
Axel G. Braun, Joachim Gerlach, Wolfgang Rosenstie...
ICASSP
2011
IEEE
14 years 8 months ago
Impact of the correlation between forward and backscatter channels on RFID system performance
The channel of radio frequency identi cation (RFID) can be modeled as a cascaded channel consisting of a forward link and a backscatter link. The correlation between the forward a...
Chen He, Z. Jane Wang
UML
2005
Springer
15 years 10 months ago
Tool Support for OCL and Related Formalisms - Needs and Trends
The recent trend in software engineering to model-centered methodologies is an excellent opportunity for OCL to become a widely used specification language. If the focus of the de...
Thomas Baar, Dan Chiorean, Alexandre L. Correa, Ma...