Sciweavers

154 search results - page 25 / 31
» A Register Allocation Technique Using Register Existence Gra...
Sort
View
DATE
2008
IEEE
182views Hardware» more  DATE 2008»
14 years 1 months ago
A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking
— As the feature size of transistors gets smaller, fabricating them becomes challenging. Manufacturing process follows various corrective design-for-manufacturing (DFM) steps to ...
Swaroop Ghosh, Patrick Ndai, Kaushik Roy
ISMAR
2006
IEEE
14 years 1 months ago
Robust gloves for 3D interaction in mobile outdoor AR environments
This paper describes the design of hand-worn gloves for interacting with mobile outdoor augmented reality systems. Most existing systems rely on more traditional 2D input devices ...
Wayne Piekarski, Ross Smith
FPGA
2010
ACM
232views FPGA» more  FPGA 2010»
13 years 7 months ago
High-throughput bayesian computing machine with reconfigurable hardware
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
Mingjie Lin, Ilia Lebedev, John Wawrzynek
ESAS
2007
Springer
14 years 1 months ago
Authenticating DSR Using a Novel Multisignature Scheme Based on Cubic LFSR Sequences
The problem of secure routing in mobile ad hoc networks is long-standing and has been extensively studied by researchers. Recently, techniques of aggregating signatures have been a...
Saikat Chakrabarti 0002, Santosh Chandrasekhar, Mu...
ASAP
2004
IEEE
119views Hardware» more  ASAP 2004»
13 years 11 months ago
Automatic Synthesis of Customized Local Memories for Multicluster Application Accelerators
Distributed local memories, or scratchpads, have been shown to effectively reduce cost and power consumption of application-specific accelerators while maintaining performance. Th...
Manjunath Kudlur, Kevin Fan, Michael L. Chu, Scott...