Sciweavers

57 search results - page 10 / 12
» A Retargetable Software Timing Analyzer Using Architecture D...
Sort
View
DAC
2003
ACM
14 years 18 days ago
Advanced techniques for RTL debugging
Conventional register transfer level (RTL) debugging is based on overlaying simulation results on structural connectivity information of the Hardware Description Language (HDL) so...
Yu-Chin Hsu, Bassam Tabbara, Yirng-An Chen, Fur-Sh...
DAC
2007
ACM
14 years 8 months ago
Automatic Verification of External Interrupt Behaviors for Microprocessor Design
Interrupt behaviors, especially the external ones, are difficult to verify in a microprocessor design project in that they involve both interacting hardware and software. This pap...
Fu-Ching Yang, Wen-Kai Huang, Ing-Jer Huang
OOPSLA
2005
Springer
14 years 25 days ago
GOOAL: an educational object oriented analysis laboratory
Our goal is to enable rapid production of static and dynamic object models from natural language description of problems. Rapid modeling is achieved through automation of analysis...
Hector G. Pérez-González, Jugal K. K...
RSP
2005
IEEE
164views Control Systems» more  RSP 2005»
14 years 28 days ago
High Level Synthesis for Data-Driven Applications
Abstract— John von Neumann proposed his famous architecture in a context where hardware was very expensive and bulky. His goal was to maximize functionality with minimal hardware...
Etienne Bergeron, Xavier Saint-Mleux, Marc Feeley,...
EUROMICRO
2006
IEEE
13 years 11 months ago
Building Reconfigurable Component-Based OS with THINK
Dynamic reconfiguration allows modifying a system during its execution, and can be used to apply patches and updates, to implement adaptive systems, dynamic instrumentation, or to...
Juraj Polakovic, Ali Erdem Özcan, Jean-Bernar...